D001

LSI Logic Corporation 1621 Barber Lane M/S AD-106 Milpitas, CA 95035

# RECEIVED CENTRAL FAX CENTER APR 1 9 2005





To:	C.J. Arbes	From: Peter P. Scott	
Fax:	703.872.9306	Pages: 4	
Phone	571.272.4563	Date: 19 April 2005	

Appl. No.

Confirmation No.

7799

Applicant

Jeffrey Heidel

10/695,880

Filed

28 October 2003

TC/A.U.

3729

Examiner

C.J. Arbes

Docket

03-2040

No.

00-20-0

Customer

24319

No.

RE: Response to Restriction Requirement

Attached to this cover sheet is Applicant's response to the Examiner's restriction requirement.

The Information contained in this facsimile transmission is intended only for the personal and confidential use of the recipient(s) named above. This transmission may be an attorney-client communication and/or work product and as such is privileged and confidential. If the reader of this transmission is not the intended recipient or an agent responsible for delivering it to the intended recipient, you are hereby notified that you have received this transmission in error and that any review, dissemination, distribution, or copying of this transmission is strictly prohibited. If you have received this transmission in error, please notify the sender immediately, and delete the original transmission.

## RECEIVED **CENTRAL FAX CENTER** APR 1 9 2005

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Jeffrey Heidel

Group Art Unit:

3729

Serial No.:

10/695,880

Filed:

28 October 2003

Attorney Docket No:

03-2040

For:

Method for Improved Traceability of

Components Used in Manufacturing

of Printed Circuit Board (PCB)

Certificate of Transmission

I hereby certify that this correspondence is being facsimile transmitted to the following Patent and Trademark Office

Fax number:

703.872.9306

#### RESPONSE TO RESTRICTION REQUIREMENT

Mail Stop Amendment Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Attention:

C.J. Arbes

Examiner

571.272.4563

Dear Sir.

The Applicant respectfully responds to the Office Action mailed 24 March 2005 as follows:

04/19/2005 04:13

#### RESPONSE

The Examiner required restriction to one of the following inventions under 35 U.S.C. 121:

- I. Claims 1-13 and 31-35 drawn to a method of populating a PCB; or
- II. Claims 14-30 drawn to an apparatus for populating a PCB.

The Applicant respectfully traverses the requirement for restriction made by the Examiner under 35 U.S.C. 121 on the grounds that examination of all claims would not impose an undue burden on the examiner.

Notwithstanding the foregoing, the Applicant provisionally elects the claims of Group I, claims 1-13 and 31-35 drawn to a method of populating a PCB.

If it is felt for any reason that direct communication with the Applicant's attorney would serve to advance prosecution of this case to finality, the Examiner is invited to call the undersigned Peter P. Scott at the telephone number below.

### AUTHORIZATION TO PAY AND PETITION FOR THE ACCEPTANCE OF ANY NECESSARY FEES

If any charges or fees must be paid in connection with this communication (including but not limited to the payment of an extension fee or issue fees), or if any overpayment is to be refunded in connection with the present application, any such charges or fee, or any such overpayment may be respectively paid out of, or into, the Deposit Account No. 12-2252 of LSI Logic Corporation. If any such payment also requires a Petition or Extension Request, please construe this authorization as the required Petition or Request.

Respectfully submitted,

Jeffrey Heidel

By:

Peter P. Scott Attorney for Applicant Reg. No. 33,279

LSI Logic Corporation 1621 Barber Lane M/S AD-106 Milpitas, CA 95035

719.533.7969 (Voice) 719.533.7254 (Fax)

Date:

4/19/05